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In this paper, we consider the electrical performance of a circular cross section gate all around-ﬁeld eﬀect
transistor (GAA-FET) in which gate dielectric coverage with high-k dielectric (HfO2) over the channel region has
been varied. Our simulations show the fact that as high-k dielectric coverage over the channel increases, ION/IOFF
ratio and transconductance over drain current (gm/ID) will be enhanced. Moreover, we investigate the impact of
channel length scaling on these devices. The obtained results show that subthreshold slope (SS), drain induced
barrier lowering (DIBL) and threshold voltage (VTH) roll-oﬀ will be reduced as a result of scaling. In this work
TCAD simulator was concisely calibrated against experimental data of a GAA-FET from IBM. The Schrödinger
equation is solved in the transverse direction and quantum mechanical conﬁnement eﬀects are taken into ac-
count.
Introduction
The demand of low power consumption in the integrated circuits,
has led to tremendous scaling of transistors during last decades [1,2].
From one perspective, scaling causes improvements in terms of power
consumption, speed, functionality, cost per device and device density
per chip [3,4]. But as device length reaches to tens of nanometers, some
undesirable eﬀects like threshold voltage roll-oﬀ, DIBL, increasing
leakage current and subthreshold slope appear in the electrical char-
acteristics of device [5–13]. To overcome these short channel eﬀects
along with continuing scaling, several strategies have been proposed by
experts and pundits of device including of fully depleted-silicon on
insulator (FD-SOI) MOSFET [14–17], tunnel FET [18–29], FinFET
[30,31], GAA-FET [32,33] and alternative materials like 2D materials
[34–55] and III-V compounds [56,57]. Although short channel eﬀect in
FD-SOI MOSFETs reduces, but subthreshold characteristics of these
devices are not well enough for deep scaling. Due carrier injection in
tunnel FETs is based on quantum band to band tunneling mechanism,
these devices have excellent subthreshold characteristics in terms of
OFF-current and subthreshold slope (less than 60 mV/dec), but drive
current is not high enough and they suﬀer from ambipolar conduction
[58]. Presence of ﬁn in the structure of a FinFET helps wrapping gate
region over the channel from three sides and this improves gate control
over the channel in this device [59–61]. Recently a lot of interesting
researches have been done on development of GAA-FET which gate
region has completely wrapped over the channel of their structure
[62,63]. GAA-FETs are expected of promising candidates for future
scaling technology nodes and short channel resistance compared to
omega gate, double gate and single gate structures [62,64]. High
leakage current and subthreshold slope are of drawbacks of GAA-FETs
which make them unsuitable for low power application and steep
switching applications [62].
In this work we consider the case in which high-k gate dielectric
wrapping around the channel perimeter of a circular GAA-FET varies
and its eﬀect on subthreshold slope, drive current, leakage current and
short channel eﬀects like threshold voltage roll-oﬀ along with DIBL is
being studied. The basic structure has been inspired from IBM GAA-FET
sample which was concisely calibrated in ATLAS simulator. In order to
achieve more reliable results we have considered quantum models.
Schrödinger equation along with Poisson’s equation have been solved
self-consistently to calculate carrier concentration and potential in
transverse direction. Carrier quantum mechanical conﬁnement eﬀect is
obviously observed in the electron carrier counterplots.
The rest of this paper has been set in the following form. In section II
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we explain the device parameters and simulator settings. In section III
the extracted results are discussed and section IV focuses on a com-
prehensive conclusion about this paper.
Device parameters and simulation settings
Fig. 1 show a schematic view of GAA-FET under study. The circular
cross section of this device in Fig. 1(b) depicts gate oxide is comprised
of two layers: SiO2 (thinner layer close to Si channel) and HfO2 (thicker
layer) which is deposited on top of SiO2.
HfO2/SiO2/Si is formed by the following process. First, Si substrate
is cleaned by a conventional RCA method and then immersed in HF
solution to remove native oxide layer from surface. Afterward HfO2 is
directly deposited on the H-terminated silicon substrate by pulsed laser
deposition at room temperature. The HfO2/Si is then annealed at
various temperatures (500–800 C) in oxygen ﬂow by a quartz tube
furnace to form SiO2 in between. X-ray photoelectron spectroscopy
measurement is carried out in order to characterize the sample and
annealing condition for growing SiO2 [65].
Theta depicts the maximum angle which HfO2 dielectric has cov-
ered the channel perimeter. All other parameters related to GAA-FET
under study are presented in Table 1.
All simulations in this work have been performed by 3D Atlas si-
mulator, version 5.22.1.R. Atlas simulator can predict the electrical
characteristics of semiconductor devices at a speciﬁc bias conditions
based on physics models enabled. To simulate the GAA-FET under
study, we enabled Schrödinger along with drift-diﬀusion mode-space
(DD_MS) models. Schrodinger model calculates eigenfunctions and ei-
genenergies of the subbands in the transverse direction. Solving
Schrödinger’s equation along with Poisson’s equation can predict car-
rier concentration and the potential in the device. In other word, once
electron concentration is calculated using eigenenergies in each sub-
band by the following equation [66]:
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where nvb, Evb, EF,vb, m1,2 refer to electron concentration, electron en-
ergy, quasi-Fermi level, electron eﬀective mass in subband v with ef-
fective mass b. Also, KB, T, h and A denote Boltzmann’s constant, ab-
solute temperature, Planck’s constant and normalized area,
respectively. Calculated electron concentration from Eq.1 is substituted
in the charge part of Poisson’s equation and then the potential is ex-
tracted. Afterward, the calculated potential substituted back to Schrö-
dinger equation to calculate the wavefunctions and associated electron
Fig. 1. (a) Schematic view and (b) cross section from AA’ of GAA-FET under study.
Table 1
Parameters of GAA-FET under study.
Parameter Value
Gate oxide thickness SiO2 dielectric 0.5 nm
HfO2 dielectric 1 nm
Circular silicon channel radius (rSi) 6.4 nm
Channel Length (LG) 22 nm
Source/Drain extended length (LS/LD) 20 nm
Lateral Gaussian doping fall oﬀ in drain/source 0.02
Source/Drain doping 5*1019 cm−3
Gate Workfunction 4.512 eV
HfO2 permittivity 22 [66]
SiO2 permittivity 3.9 [66]
Fig. 2. Calibration of Atlas simulator against experimental results reported in
[59] and [67].
Fig. 3. Logarithmic (left axis) and linear (right axis) transfer characteristics of
GAA-FET under study for diﬀerent theta at VDS = 1.0 V.
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concentration. This alternating process between Schrödinger’s equation
and Poisson’s equation continuous until convergence and a self-con-
sistent solution between two equations is achieved. Also, DD_MS model
is a semi classical transport approach for devices with strong conﬁne-
ment in the transverse direction and it is an alternative to fully quantum
approach mode space NEGF (NEGF_MS), which models ballistic
quantum transport in a semiconductor device. In fact, by incorporating
DD_MS model, classical drift-diﬀusion equation is solved in the
transport direction, while quantum eﬀects can be captured in the
transverse direction along with usual ATLAS models for mobility and
recombination [66].
By incorporating abovementioned models we calibrated ATLAS si-
mulator against a GAA-FET sample from IBM which was reported in
[59] and [67] using carrier mobility and eﬀective mass as ﬁtting
parameters. During calibration the non-uniform geometry channel
perimeter of 40.21 nm was estimated by a circular cross section with
radius rSi = 6.4 nm like literature [59] Fig. 2 depicts that there is a
(a)
(b)
(c)
Fig. 4. Electron current density of GAA-FET under study for (a) theta = 45, (b) theta = 180 and (c) theta = 360 degrees at VDS = VGS = 1.0 V.
Fig. 5. Logarithmic (left axis) and linear (right axis) transfer characteristics of
GAA-FET under study for the case where gate dielectric is only HfO2 in com-
parison with the gate dielectric of HfO2/SiO2 at VDS = 1.0 V.
Fig. 6. transconductance over drain current ratio (left axis) and transconduc-
tance (right axis) of GAA-FET under study at VDS = 1.0 V.
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good agreement in the transfer characteristics (IDS-VGS) obtained by
simulator and experimental results from IBM at bias VDS = 0.05 V and
VDS = 1.0 V.
Results and discussion
Fig. 3 depicts the transfer characteristics of under study GAA-FET
for diﬀerent theta of 0, 90, 180, 270 and 360 degrees in linear and
logarithmic views. It is obtained from this ﬁgure that entirely wrapping
HfO2 around the channel region causes one order of reduction in OFF
current and about 200 µA enhancement of drive current at
VDS = VGS = 1.0 V. This improvement in the device characteristics for
higher theta is indebted to better electrostatic controlling of the channel
region by gate in GAA-FET with high-k dielectric material which can
both reduce OFF-current at low gate voltages and enhance ON-current
at higher gate biases.
In Fig. 4 which shows electron current density contour plot for theta
of 0, 180 and 360 degrees, quantum mechanical conﬁnement eﬀect is
well observed. According to this ﬁgure the maximum current density
happens about two nanometers far from Si-SiO2 interface where elec-
trons energy are quantized based on quantum theory [3,68] and as
theta increases, electron current density also intensiﬁes due to per-
mittivity increment in the gate dielectric material by HfO2. This is due
to the fact that the electron current density is proportional to electron
concentration at the channel which in turn is a function of gate elec-
trode or oxide capacitance (Cox) [15]. Therefore, utilizing a material
with higher dielectric constant leads to increased amount of electron
current density in the transistor.
To have a view on the transfer characteristic of the GAA-FET device
for the case when gate dielectric is fully HfO2 and assuming HfO2-Si
interface has the same quality of SiO2-Si, we compare the device per-
formance in two cases where gate dielectric is fully HfO2 and when the
gate dielectric is stack of HfO2/SiO2. It is shown in Fig. 5 that when gate
dielectric is fully made of HfO2, subthreshold characteristic improves
and drive current increase due to better charge control of gate by uti-
lizing high-k material in the gate oxide. However, it should be noted
that using HfO2/SiO2 instead of HfO2 gives a better interface between
the silicon and the gate insulator which is caused by better matching of
silicon with its native oxide (SiO2) and the process of thermal oxide
growth. This is due to the fact that SiO2–Si has an excellent interface
characteristics compared with HfO2-Si interface due to low interface
state and low ﬁxed charge densities [15,30]. As a result, the main
beneﬁt of utilizing a high-k dielectric (HfO2) on top of SiO2 is to im-
prove transistor performance while controlling interface characteristics.
Fig. 7. ION/IOFF ratio versus theta of GAA-FET under study for diﬀerent channel
lengths of 14, 22 and 32 nm.
Fig. 8. Subthreshold slope versus theta of GAA-FET under study for diﬀerent
channel lengths of 14, 22 and 32 nm.
Fig. 9. Threshold voltage versus theta of GAA-FET under study for diﬀerent
channel lengths of 14, 22 and 32 nm.
Fig. 10. DIBL versus theta of GAA-FET under study for diﬀerent channel
lengths of 14, 22 and 32 nm.
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In other words, using two types of dielectric (high-k over low-k) boosts
transistor performance while it yields better control of the properties of
interfacial layer.
Transconductance (gm) in a device means how much drain current is
inﬂuenced by the gate voltage; or in another words it determines am-
pliﬁcation rate. This parameter is a ﬁgure of merit in analogue and
digital circuits. Also, gm/ID ratio reveals how much of energy dissipa-
tion (ID) has led to ampliﬁcation (gm) in a device. As Fig. 6 shows, the
GAA-FET under study with theta = 360 degree (entirely HfO2 around
the channel) has the best ampliﬁcation along with eﬃciency. This im-
provement indeed is indebted to incorporation high-k dielectric in the
gate which reduces OFF current at subthreshold region and enhances
drive current at high gate biases.
In another investigation we studied the eﬀect of theta on the ION/
IOFF ratio, SS, VTH and DIBL by scaling in three technology nodes of 32,
22 and 14 nm. Fig. 7 shows that ION/IOFF ratio enhances by theta due
proportionality of drive current with gate dielectric permittivity and
this enhancement is much more for channel length of LG = 32 nm. In
fact, by reducing the channel length, leakage current increases and this
leads to reduction in ION/IOFF ratio by scaling in this ﬁgure.
Subthreshold slope in a device means how fast the drain current in
subthreshold region increase by gate voltage and it is considered by
unit of mV/dec. According to Fig. 8, SS parameter reduces by theta and
by scaling the device length down, it degrades due to increasing the
leakage current and lowering of gate eﬀect on the device performance.
It is observed from this ﬁgure that SS is very close to ideal value of
60 mV/dec for the channel length of LG = 32 nm.
Threshold voltage is of important device parameter and in this study
it is measured by constant current method. We considered ID = 1*10−5
A, as a criterion and measured the gate voltage related to this current to
ﬁnding threshold voltage value. Fig. 9 depicts the amount of VTH roll-
oﬀ reduces by theta which means the device stamina against this short
channel eﬀect improves. According to this ﬁgure, by scaling down the
VTH variation increases with theta which is mostly due to leakage
current increment rate in this device.
Drain induced barrier lowering is another short channel eﬀect
which reveals how much channel region is inﬂuenced by drain bias. In
order to calculate this parameter we utilized following relation:
=
−
−
DIBL
V V
V V
g g
DS DS
1 2
2 1 (3)
Vg1 and Vg2 are gate biases which their correspondence drain cur-
rents are IDS = 5.5*10−5 A at VDS1 = 1.0 V and VDS2 = 0.05 V re-
spectively. The mentioned drain current is quite arbitrarily has been
chosen. Fig. 10 shows DIBL phenomenon reduces for three technology
nodes by theta, which it means better electrostatic control over the
channel by high-k material can immune the device from this undesir-
able short channel phenomenon.
Conclusion
The inﬂuence of high-k dielectric coverage over the channel peri-
meter of a GAA-FET was investigated on the electrical parameters like
ION/IOFF, gm/ID, threshold voltage, subthreshold slope and DIBL. Based
on simulation results, as HfO2 covers more channel perimeter, gate
electrostatic control over the channel increases and then subthreshold
characteristics including oﬀ-state current along with SS were reduced
while drive current, gm/ID ratio and device stamina against short
channel phenomenon were increased. The GAA-FET under study was
concisely calibrated against experimental data of an IBM counterpart
sample. It was predicted that incorporation high-k dielectric in the gate
can reduce oﬀ-state current down to one order of magnitude and en-
hance drive current up to 200 µA. Furthermore, a comprehensive si-
mulation was carried out to study the impact of channel length scaling
on the device ﬁgures of merit.
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